

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET.NO.	CONFIRMATION NO.
10/665,809	09/19/2003	Sridhar Kumar	010327-007810US	6629
	7590 01/09/200 AND TOWNSEND AN	-	EXAM	INER
TWO EMBAR	CADERO CENTER	HOANG, HIEU T		
EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			ART UNIT	_ PAPER NUMBER
			2152	
			MAIL DATE	DELIVERY MODE
			01/09/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

·						
	Application No.	Applicant(s)				
	10/665,809	KUMAR ET AL.				
Office Action Summary	Examiner	Art Unit				
	Hieu T. Hoang	2152				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status	· · · · · ·					
1) Responsive to communication(s) filed on 07 De	ecember 2007.					
,— ·—	This action is FINAL. 2b) ☐ This action is non-final.					
• ***	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 1-17 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-17 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposed and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the liderawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:	ate				

10/665,809 Art Unit: 2152 Page 2

DETAILED ACTION

- 1. This office action is in response to the communication filed on 12/07/2007.
- 2. Claim 17 is new.
- 3. Claims 1-17 are pending.

Response to Amendment

4. The objection of the specification has been withdrawn due to the amendment.

Response to Arguments

5. Applicant's arguments on U.S.C. 102 rejection have been fully considered but they most in view of new ground(s) of rejection.

Claim Rejections - 35 USC § 112

- 6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 7. Claim 12 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. In the forth and final limitations, the term "a destination" is repeated twice. It is unclear whether the two destinations are the same or not. Correction is required.

10/665,809 Art Unit: 2152

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1-3, 5-8, 11, 12, 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smith (US 5,561,768), in view of Nair et al. (US 2002/0103921, hereafter Nair).
- 10. For claim 1, Smith discloses a telecommunications device for processing packet data received over a communications network, wherein the device includes a plurality of data processors, the device comprising:

a plurality of control processors, each control processor configured to manage data routing paths for routing the packet data through data processors in the plurality of data processors to destination on the network (col. 3 lines 50-59, col. 4 lines 59-67, each control processor receives communications from and transmits communications to one or more processing nodes, abstract, nodes are interconnected by a communications network); and

10/665,809 Art Unit: 2152

a plurality of logical nodes, wherein each logical node includes one or more data processors in the telecommunications device and is associated with a control processor in the plurality of control processor (col. 3 lines 50-59, each logical partition is read as a logical node including plurality of processing nodes or data processors, each logical partition is controlled by a control processor),

wherein each logical node routes data using the one or more data processors included in the logical node according to the data routing paths for routing data associated with each logical data processor (fig. 3A, col. 3 lines 50-59, col. 4 lines 59-67, each control processor routes data communications among processing nodes associated with the logical partition).

Smith does not disclose each logical node is associated with a distinct network service provider and routes data for the network service provider.

However, Nair discloses the same ([0015], assigning a plurality of ports in a Distributed service router (DSR) to a service provider for providing routing isolation among providers)

Therefore, it would have been obvious for one skilled in the art at the time of the invention to combine the teachings of Smith and Nair to assign each logical node to an internet service provider so that each provider can access his own routing system to provide services to his customer.

10/665,809 Art Unit: 2152

- 11. For claim 6, Smith discloses a telecommunications shelf for sending packet data to destination on a communications network including a plurality of slots configured to connect to data processors, the shelf comprising:
 - a first logical shelf including a-first set of one or more data processors, wherein each data processor in the first set is connected to a first set of one or more slots in the plurality of slots; and a second logical shelf including a second set of one or more data processors, wherein each data processor in the second set is connected to a second set of one or more slots in the plurality of slots (col. 3 lines 50-59, col. 4 lines 59-67, fig. 3A, each logical shelf is a logical partition comprising a control processor controlling data processing for a plurality of processors, each processor is attached to a slot in the array of processors, there can be more than two logical partitions or logical shelves),
 - wherein the first logical shelf transfers data using the first set of one or more data processors and second logical shelf transfers data using the second set of one or more data processors (lines 50-59, col. 4 lines 59-67, each entity is read as a separate application run on each logical partition).

Smith does not disclose the first logical shelf is associated with a first network service provider and the second logical shelf is associated with a second network service provider.

However, Nair discloses the same ([0015], assigning a plurality of ports in a Distributed service router (DSR) to a service provider for providing routing isolation among providers)

Therefore, it would have been obvious for one skilled in the art at the time of the invention to combine the teachings of Smith and Nair to assign each logical node to an internet service provider so that each provider can access his own routing system to provide services to his customer.

- 12. For claim 12, Smith discloses a method for routing packet data over a communication network using a telecommunications device that includes a plurality of data processors, the method comprising:
 - configuring a first set of one or more data processors in the plurality of data processors for a first logical node in the telecommunications device; configuring a second set of one or more data processors in the plurality of data processors for a second logical node in the telecommunications device (col. 3 lines 50-59, col. 4 lines 59-67, fig. 3A, each logical node is a logical partition comprising a control processor providing data processing for a plurality of processors, there can be more than two logical partitions);
 - receiving data associated with the first logical node; routing the data to a destination on the communication network using the one or more data processors in the first logical node; receiving data associated with the second logical node; and routing the data to a destination on the communication network using the one or more data processors in the second logical node (col. 3 lines 50-59, col. 4 lines 59-67, fig. 3A, a control processor processes data routing for a plurality of processors within that logical partition).

10/665,809 Art Unit: 2152

Smith does not disclose the first logical node is associated with a first network service provider and the second logical node is associated with a second network service provider.

However, Nair discloses the same ([0015], assigning a plurality of ports in a Distributed service router (DSR) to a service provider for providing routing isolation among providers)

Therefore, it would have been obvious for one skilled in the art at the time of the invention to combine the teachings of Smith and Nair to assign each logical node to an internet service provider so that each provider can access his own routing system to provide services to his customer.

- 13. For claim 2, Smith-Nair discloses the invention as in claim 1. Smith-Nair further discloses a power source configured to power the plurality of logical nodes (Smith, fig. 1, since there is a system clock for the whole system of logical nodes and array of processors that consume power, it is inherent there has to be a power source for these logical nodes, besides a power source to power the system inherently exists in communications system and is known in the art, also see, Van Doren, [0056] for power system).
- 14. For claim 3, Smith-Nair discloses the invention as in claim 1. Smith-Nair further discloses a plurality of physical slots, wherein each of the plurality of data processors

10/665,809 Art Unit: 2152

are coupled to a physical slot in the plurality of physical slots (Smith, fig. 3A, each processor located at the leaf is associated with a physical slot in the processor array).

- 15. For claim 5, Smith-Nair discloses the invention as in-claim 1. Smith-Nair further-discloses each control processor and its associated logical node is configured to transfer data for a separate entity (Nair, fig. 2, [0015], a service provider for each DSR).
- 16. For claim 7, Smith-Nair discloses the invention as in claim 6. Smith-Nair further discloses a first control processor associated with the first logical shelf; and a second control processor associated with the second logical shelf (Smith, col. 3 lines 50-59, col. 4 lines 59-67, a logical shelf can be read as a shelf of processors that belong to a logical partition; each control processor receives communications from and transmits communications to one or more processing nodes).
- 17. For claim 8, Smith-Nair discloses the invention as in claim 7. Smith-Nair further discloses the first control processor is configured to manage data routing paths for the first entity and the second control processor is configured to manage data routing paths for the second entity (Smith, col. 3 lines 50-59, each logical node can be used to process a single application, read as an entity).
- 18. For claim 11, Smith-Nair discloses the invention as in claim 11. Smith-Nair further discloses comprising a power source configured to provide power to the first and

10/665,809 Art Unit: 2152

second set of one or more data planes in the first and second logical shelves (same rationale as in claim 2).

- 19. For claim 15, Smith-Nair discloses the invention as in claim 12. Smith-Nair further discloses configuring a first control processor associated with the first logical node; and configuring a second control processor associated with the second logical node (Smith, col. 3 lines 50-59, col. 4 lines 59-67, each control processor receives communications from and transmits communications to one or more processing nodes).
- 20. For claim 16, the claim is rejected for the same rationale as in claim 5.
- 21. For claim 17, Smith-Nair discloses the invention as in claim 1. Smith-Nair further discloses the packet data is formatted according to the OC3, OC12, OC148, Ethernet, or Gigabit Ethernet protocols (Nair, fig, 2, OC3, OC12, OC148, Ethernet, or Gigabit Ethernet)
- 22. Claims 4, 9, 10, 13, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smith-Nair as applied to claim 3, 6 and 12 above, and further in view of Van Doren (US 2001/0037435).

10/665,809 Art Unit: 2152

23. For claim 4, Smith-Nair discloses the invention as in claim 3. Smith-Nair does not disclose a data path from a first physical slot location to a second physical slot location in the device is mapped to a third physical slot location to a fourth physical slot location.

However, Van Doren discloses the same (fig. 5, [0007], [0011], [0013], a multiprocessor system that has common address space for multiple partitions, each comprising processors, routing messages are associated with a routing context which is looked up in a routing table to determine which physical connection or location the corresponding processor can be found)

Therefore, it would have been obvious for one skilled in the art at the time of the invention to combine the teachings of Smith-Nair and Van Doren to provide an efficient means for flexible configuration and partitioning in a multiprocessor computing system (Van Doren, [0010])

- 24. For claim 9, the claim is rejected for the same rationale as in claim 4. Smith-Nair-Van Doren further discloses the first control processor is configured to map data routing paths based on a location of the first set of slots in the telecommunications shelf (Van Doren, [0047], a address mapping technique that uses logical ID of a logical partition QBB to translate starting address to physical location of a certain processor).
- 25. For claim 10, the claim is rejected for the same rationale as in claim 9.

Art Unit: 2152

- 26. For claim 13, Smith-Nair-Van Doren further discloses receiving data associated with the first entity comprises receiving data for a first routing data path from a first location to a second location in the telecommunications device, and further comprising determining a third and fourth location in the telecommunications device in which to route the received data, wherein routing the data comprises routing the data from a data processor in the third location to a data processor in the fourth location, the third and fourth data processors included in the first set of data processors (Van Doren, [0047], a address mapping technique that uses logical ID of a logical partition QBB to translate starting address to physical location of a certain processor, for instance, mapping the first entity's first location to the third location and the first entity's second location to the fourth location, wherein the third and fourth locations are in one logical partition specifically for that entity).
- 27. For claim 14, the claim is rejected for the same rationale as in claim 13.

Conclusion

28. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

10/665,809

Art Unit: 2152

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

29. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hieu T. Hoang whose telephone number is 571-270-1253. The examiner can normally be reached on Monday-Thursday, 8 a.m.-5 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bunjob Jaroenchonwanit can be reached on 571-272-3913. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/665,809

Art Unit: 2152

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HH

BUNJOB JAROÉNCHONWANIT SUPERVISORY PATENT EXAMINER

Page 13